ETC.A CPU from NAND gates
└─ FPGA designs
├─ RMII MAC in Chisel
└─ Configurable AES accelerator in Chisel
Skills
├─ Programming languages
| ├─ C++ and C
| ├─ Rust
| ├─ Uiua
| └─ Python, Lua, …
├─ Writing compiler frontends but mostly backends
├─ Hardware design with Chisel and Verilog
└─ Internals of MLIR
This website is written almost entirely in typst.
Latest version of my badge:https://alex.vxcc.dev/res/badge.png